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Abstract—One of the basic aspects of Massive MIMO (MaMi)
that is in the focus of current investigations is its potential of
using low-cost and energy-efficient hardware. It is often claimed
that MaMi will allow for using analog-to-digital converters
(ADCs) with very low resolutions and that this will result in
overall improvement of energy efficiency. In this contribution,
we perform a parametric energy efficiency analysis of MaMi
uplink for the entire base station receiver system with varying
ADC resolutions. The analysis shows that, for a wide variety of
system parameters, ADCs with intermediate bit resolutions (4 -
10 bits) are optimal in energy efficiency sense, and that using very
low bit resolutions results in degradation of energy efficiency.
I. INTRODUCTION
Massive MIMO [1] is an emerging wireless communication
technique that promises substantial gains in both spectral and
energy efficiency compared to traditional cellular systems. One
feature of MaMi is its robustness to hardware imperfections
[2], which implies that using MaMi will result in improved
cost and energy efficiency. This fact has inspired a flurry
of research activity focusing on diverse aspects of hardware
impairments in MaMi and specific signaling and signal pro-
cessing design tailored with the effects of the impairments in
mind - all with the common goal of further improving the
efficiency of the system.
A significant body of this research aims at analyzing and
fine-tuning MaMi-based systems using ADCs with low res-
olution [3], [4]. The motivation for such investigations is
well-established: the power consumption of ADCs grows at
least linearly with sampling rate [15] and will prove to be
a power consumption bottleneck in systems with very large
bandwidths. Therefore, there is a huge interest in reducing the
power consumption of ADCs by reducing the bit resolution as
much as possible.
However, it is not perfectly clear whether choosing ADCs
with extremely low resolutions will be beneficial from energy
efficiency point of view, and analyses of this problem appear
scarce. Only some very recent results [5], [6] seem to indi-
cate that very low bit resolutions are not optimal in energy
efficiency sense.
The analysis in this contribution aims at providing an insight
in how the overall energy efficiency of a MaMi system -
specifically, MaMi uplink - behaves when the ADC resolution
is changed. The total power consumption of MaMi base station
is parameterized, so that the analysis covers a wide variety of
system architectures - from very economical to very power-
hungry. Also, the ADC power consumption model that is
used attempts to reflect the functional dependencies that are
found in actual ADC designs and as such aims to be close to
hardware design reality.
II. ENERGY EFFICIENCY METRIC
Energy efficiency of a base station (BS) receiver in the
uplink of a MaMi system is defined as
η =
C
Ptot
[bits/Joule] , (1)
with C [bits/s] being the uplink sumrate and Ptot [W ] total
power consumption of the MaMi BS (ADCs together with all
other receiver blocks, analog and digital).
Dependencies of sumrate and power consumption on ADC
bit resolution b need to be resolved separately. To this end,
we first turn to finding an appropriate model for the impact of
ADCs on system performance.
III. ADC PERFORMANCE MODELING
This analysis assumes ADCs with bit resolution b that
perform scalar quantization and are uniform with Nq = 2b
quantization levels. Uniform quantization was chosen because
it is both close to hardware implementation reality [7] and al-
lows for simple and tractable modeling. Additionally, sampling
is assumed to be performed at Nyquist rate.
Quantizer mapping rule: given the ADC resolution b
and a real positive scalar Xol, the quantization step of
the quantizer is defined as ∆ = 2Xol/2b, and the val-
ues of Nq quantization levels are assigned as qi = i∆ −
(Nq + 1)∆/2, i = 1, . . . Nq. Additionally, the real line
segment [−Xol, Xol] can be divided into Nq equal sub-
segments [−Xol, T1], [T1, T2], . . . [TNq−1, Xol] with sub-
segment boundaries (thresholds) Ti = qi+∆2 . Given a discrete-
time input x[n], the input-output characteristic of the quantizer
is defined as
Q(x[n]) =


q1, x ≤ T1
qi, Ti−1 < x ≤ Ti, i = 2, . . .Nq − 1
qNq , x > TNq−1
(2)
Quantization Q(x[n]) is a nonlinear mapping of x[n] ∈ R
to a discrete set that results in additive distortion
Q(x[n]) = x[n] + q[n]. (3)
The nature of distortion q[n] is twofold (in the follow-up, time
index n is dropped for clarity). If |x| > Xol, x is represented
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Fig. 1: Left: input backoff µ achieving -13 dB deviation from PQN model. Right: actual deviation and input-distortion
correlation for the linear fit
by one of the outer quantization levels q1 or qNq and we say
that the signal is “clipped”. Consequently, q is referred to as
clipping or overload distortion with variance σ2ol. On the other
hand, if |x| ≤ Xol, the amplitude of distortion q is bounded
by ∆2 ; distortion q is then referred to as granular noise.
In practical systems, the ADC is usually preceded by an
automatic gain control (AGC) variable gain amplifier that is
used to conveniently adjust the dynamic range of the signal
x. The primary purpose of the AGC is to minimize overload
distortion. A welcome consequence of a properly controlled
dynamic range of the input signal is a particularly convenient
model for the ADC distortion.
The model in question is described as follows: it was shown
in [8] that, for a uniform quantizer with normally distributed
x, the distortion q can very well be approximated as being
uniformly distributed, uncorrelated with the input and white,
with the variance of q being
E{q2} ≈ 1
3
X2ol 2
−2b , σ2PQN. (4)
This commonly used model is usually referred to as the
pseudoquantization noise (PQN) model. The approximations
in the PQN model can be made extremely tight if the dynamic
range of x is set properly.
A commonly used design parameter for the AGC is the
input backoff µ = X2ol/E{x2}. In this work, µ is set so that
the normalized deviation of the distortion variance from σ2PQN,
δσ2PQN = |E{q2} − σ2PQN|/σ2PQN is less or equal to -13 dB
(indicating that the main source of distortion is granular noise
and that it can be safely modeled by the PQN model). The
resulting µ∗(b) was then approximated linearly by a chord
µ∗l (b). Deviation δσ2PQN and input-distortion crosscorrelation
ρxq = E{xq}/
(√
E{x2}
√
E{q2}
)
were obtained by simula-
tions for b ∈ [1, 25] and µ∗l (b). The results are shown in Fig.
1 and show that the PQN model applies well even for very
low bit resolutions (1 bit) if the AGC backoff is set properly.
IV. SYSTEM MODEL AND SUMRATE CALCULATION
By having determined an appropriate model for the effects
of ADC, we now employ it in the overall system model for the
uplink, which is constructed assuming the following system
setup:
• Uplink of a single-cell MaMi system with M antennas
and K users;
• i.i.d. Rayleigh block fading over T symbols;
• Least-squares channel estimation is performed using or-
thogonal pilot sequences of length τ in the uplink;
• Channel estimates are used for linear receiver processing.
Maximum ratio combining (MRC) and zero-forcing (ZF)
receivers are considered.
A system model of the uplink, where ADCs are substituted
by quantization noise sources following the PQN model and
AGCs precede ADCs, is illustrated in Fig. 2.
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Fig. 2: Uplink system model with quantization noise
User k sends a data symbol xk ∈ C. User symbols are
collected in vector x = (x1 x2 . . . xk)T , with E[xxH ] =
IK . Single-carrier, narrowband transmission is assumed, and
thus the propagation channel is represented by the M × K
matrix G = HD1/2, with the elements of M × K matrix
Hmodeling small-scale (SS) fading coefficients. The elements
2
of H are zero mean, circularly symmetric, complex Gaussian
random variables with variance 1.
The K × K matrix D1/2 is a diagonal matrix of am-
plitude path gains and large-scale (LS) fading coefficients
taken jointly. The (m, k) element of G can be written as
gmk = hmk
√
βk, with hmk being the narrowband small-scale
fading coefficient between the kth user and mth antenna and
βk the joint path power gain and large-scale fading coefficient.
It should be pointed out that, if some uplink power control is
employed, its effects will also be modeled by β. In the case
of ideal uplink power control, all βk = 1.
Assuming that every user transmits with equal transmit
power pu, the signal at the receive antennas is
y =
√
puGx+ n =
√
puHD
1/2x+ n (5)
where n = (n1 n2 . . . nm)T is the vector of input-referred
thermal noise at each antenna. Thermal noise powers at all
antennas are assumed equal to pn.
Received signal yi will experience variations of average
power due to SS and LS fading. This power is averaged over
both SSF and LSF and combined with µ∗l to find the AGC
gains that result in target performance as described in Section
III. The AGC gain per I/Q branch of ith receiver chain is found
to be
γi =
2
µ∗
(
pu
∑K
k=1 βk + pn
) . (6)
Amplitude AGC gains √γi can be conveniently collected in a
diagonal matrix Γ1/2.
The signal after the AGC is
y˜ = Γ1/2y =
√
pu Γ
1/2HD1/2x+ Γ1/2n (7)
=
√
pu H˜x+ n˜.
Finally, quantization noise is added. Assuming Xol = 1,
variance of complex quantization noise in the ith chain is
pq,i = E
[|qi|2] = 2
3
2−2bi . (8)
and the signal model after the ADC becomes
z = y˜ + q =
√
pu H˜x+ n˜+ q, (9)
where q holds the complex quantization noise samples from
all antennas.
Channel estimation in the uplink is performed using pilot
sequences that are spatially orthogonal and τ symbols long.
More precisely, pilot sequences for all K users are represented
by a K × τ matrix Φ = √puτΨ, where in turn Ψ is a K × τ
matrix with orthonormal rows: ΨΨH = IK×K . Sequences
Φ are optimal for least-squares pilot-based channel estimation
[9].
When a block of pilot symbolsΦ is transmitted, the received
signal is
Z = H˜Φ+ N˜ +Ξ, (10)
where the columns of matrices N˜ = [n˜1 n˜2 . . . n˜τ ] and Ξ =
[q1 q2 . . . qτ ] are thermal and quantization noise vectors for
each channel use (symbol). The least-squares channel estimate
is then
̂˜
H = ZΦ† = H˜ +
(
N˜ +Ξ
)
Φ
† = H˜ + Ĥǫ. (11)
Linear processing matrices for the uplink are formed using
the channel estimates:
• MRC: AˆMRC =
̂˜
H ,
• ZF: AˆZF =
̂˜
H
(̂˜
H
Ĥ˜
H
)−1
.
The MIMO receiver applies the processing matrix to esti-
mate the vector of symbols sent by the users as
xˆ = Aˆ
H
z =
√
pu Aˆ
H
H˜x+ Aˆ
H
n˜+ Aˆ
H
q. (12)
It can be shown that Aˆ can be split into a sum of two
terms, one being the “true” processing matrix (based solely
on the actual channel H˜) and the other an error term that is
a consequence of channel estimation errors, namely
• MRC: AˆMRC = AMRC +AMRC,ǫ = H˜ +AMRC,ǫ, and
• ZF: AˆZF = AZF +AZF,ǫ = H˜
(
H˜
H
H˜
)−1
+AZF,ǫ.
This fact holds for both MRC (follows directly from (11)) and
ZF [10].
This simple decomposition allows for splitting the estimate
of user data symbol xk, pertaining to kth user, into a wanted
signal term and a noise term
xˆk = x
(w)
k + wk =
√
pua
H
k h˜kxk + wk, (13)
where ak is the kth column of A and h˜k the kth column
of H˜ . Additive noise term wk contains interuser interference
and effects of thermal and quantization noise during channel
estimation and data transmission phases.
One important observation (the proof of which is omitted
here) is that the constituent terms of wk are all uncorrelated
and Gaussian. This is a consequence of several factors,
namely: quantization noise being uncorrelated with the input to
the ADC, noise in channel estimation phase being independent
from the one in data transmission phase, and a large number
of antennas (so that the central limit theorem applies).
The signal-to-interference-thermal-and-quantization-noise
ratio for kth user is then calculated as
SINQRk =
Ex,n,q{|x(w)k |2}
Ex,n,q{|wk|2} . (14)
The ergodic sumrate of the system is the sum of achievable
rates for each user, averaged over channel realizations:
C = B
T − τ
T
K∑
k=1
EH {log2(1 + SINQRk)} , (15)
with B being the bandwidth of the system.
3
ADC resolution
2 4 6 8 10 12 14
P
/f
s
(p
J
)
10-2
100
102
104
Pipeline ADC energy consumption
90 nm
65 nm
bound for 90 nm
∝ b2
Ω = 100
∝ b22b
Fig. 3: ADC power consumption model, compared with
actual ADC designs
V. POWER CONSUMPTION MODEL
In this work, system setup choices and models aim to be
as close to hardware reality as possible. To this end, we focus
on a particular type of ADC - the pipeline ADC. This type
of ADC is typically designed for intermediate bit resolutions,
medium to high sampling rates fs and has power consumption
that is comparatively superior to other types of ADCs when
observed over a wide range of operating resolutions (very low
to very high) [11], [12], [13].
For the power consumption model of the ADC, this work
adopts the model described in [14]. It represents a theoreti-
cal bound on power dissipation of pipeline ADCs that was
nevertheless shown to correctly predict the trends observed
in actual designs. As such, it can be of use in a parametric
energy efficiency analysis, where the character of functional
dependency between b and power consumption is of primary
interest.
As shown in Fig. 3, where the model from [14] is compared
with selected pipeline ADC designs collected in [15], the func-
tional dependency in the model matches the trend exempli-
fied by state-of-the-art pipeline architectures. Notwithstanding,
there is a gap (about two orders of magnitude wide) between
the bound and the designs. This implies that a correction factor
Ω can be used if the model is to be matched to state-of-the-
art; this is illustrated in Fig. 3, where the dashed blue line
represents the bound from [14] offset by Ω = 100. The power
consumption of pipeline ADCs can therefore be calculated as
PADC = Ω
(
c1b+ c2b
2 + c32
2b + c4b2
2b
)
fs. (16)
Another characteristic of this model that is worth pointing
out is that the power consumption is linear in sampling rate
fs. This trend is also shown to be correct by analyzing actual
ADCs in [15]; it only breaks down for high sampling rates (on
the order of 400 - 500 MHz). This results in energy efficiency
being independent of system bandwidth, since passband system
bandwidth in the numerator and Nyquist sampling rate of the
ADC in the denominator of (1) cancel out.
In order to paint the whole picture of energy efficiency
of a MaMi base station in the uplink, power consumption
of remaining blocks (analog and digital) needs to be taken
into account. This proves to be an extremely challenging task
due to wide variability of available system architectures and
apparent lack of unifying theoretical information. Therefore,
this work chooses a parametric approach to modeling of the
total power consumption.
Power consumption of the blocks excluding ADCs, denoted
by Prest, is normalized by PADC, ref - power consumption of
ADCs across all RF chains at an arbitrary bit resolution bref.
Total power consumption of the BS in the uplink can therefore
be expressed as
Ptot = 2MPADC + Prest = 2M(PADC + αPADC, ref), (17)
where the quantity
α =
Prest
2MPADC, ref
(18)
is referred to as the architecture factor. Introduction of the
architecture factor helps tie together the power consumption of
the ADCs and remaining receiver blocks: moreover, it allows
for a parameterized analysis that covers a wide range of system
architectures.
VI. RESULTS
The aim of this contribution was to provide an initial
overview of the energy efficiency trends as various system
parameters change. To provide this initial insight, system
performance simulations have been performed across a wide
variety of system parameters.
Alongside primary system parameter b, several other im-
portant system parameters have been considered, namely M ,
K , T , τ and preprocessing SNR = pu/pn (defined with
large-scale fading normalized to the level of thermal noise).
In order to reduce the dimensionality of the analysis, two
auxiliary system parameters have been introduced, namely
spatial loading (K/M ) and temporal loading (K/T ).
In addition to all the assumptions on system setup listed be-
fore, it was assumed that perfect power control was performed
in the uplink (so all βk = 1). In all the analyses, reference bit
resolution bref was set to 2.
For the first set of results, α and SNR were swept to-
gether with b. Additionally, M = 100, τ = K , K/T =
0.01 [users/coherence time], K/M = 0.1 [users/antenna].
Results are shown in Fig. 4. Optimal energy efficiency points
are denoted by the circular marker.
Results indicate that, as power consumption of ADCs
becomes comparable to power consumption of all the other
blocks, from energy efficiency point of view it is beneficial to
use lower bit resolution. However, in practical system designs
it is reasonable to expect that ADC power consumption is only
a small fraction of the total power consumption when ADC
resolution is low.
Just to provide an illustrative example, BS power model
presented in [16] was used with the parameters listed above
(additionally, system bandwidth was assumed to be 20 MHz)
and yielded Prest = 43.3W . On the other hand, at bref = 2,
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using a correction factor Ω = 100, the ADC power con-
sumption model described above gave 2MPADC = 3 mW ,
resulting in α = 1.5×104. While this is by no means a definite
power number, it serves to illustrate what are reasonable orders
of magnitude for α.
Some other interesting insights can be drawn from this
result, for example: system using MRC proves to be quite
insensitive to changes in SNR and b, indicating that an over-
whelmingly dominant impairment is the interuser interference
and that playing with ADC resolutions will not yield a
considerable impact on the energy efficiency; if ZF is used, the
dynamics are much more pronounced and show that by going
from a system design with a large SNR and large α (“wasteful”
system) to a system where SNR and α are low (a more
“economical” system) allows for choosing ADCs with smaller
resolutions. Nevertheless, all systems with a “reasonable” α
(say 10 - 105) should use ADCs with resolutions in the range
4 - 10 bits.
In order to focus more on what are the improvements and
degradations of energy efficiency when using different ADC
resolutions, we turn to a different analysis where spatial load
K/M and M are swept together with b, and additionally
SNR = 0 dB, K/T = 0.01 [users/coherence time] with
τ = K and α = 104, results shown in Fig. 5.
What these results show is that going from optimal ADC
resolution to a very low one can incur a substantial degradation
of the energy efficiency (for ZF processing and with assumed
values of system parameters, up to 5.5 times). This is due
to sumrate being degraded while the overwhelming power
consumption of other blocks “drowns” the coincident savings
in power consumption of the ADCs. Another interesting
observation is that, in the ZF case, increasing the number of
antennas can help recover the energy efficiency lost by going
to lower bit resolutions.
Finally, we take a look at the interplay between the channel
estimation length and b in the context of energy efficiency.
We analyze a system with K/M = 0.1 [users/antenna], while
varying b, SNR and training length. Architecture parameter α
is again fixed to 104. What is plotted is the normalized training
length τ/T that maximizes the energy efficiency, results shown
in Fig. 6. Main takeouts from here are that ZF is much more
sensitive to quantization noise during training; even in the case
of high temporal loading (indicating fast fading), when there
is little room to spare for channel estimation, it is beneficial to
train the system longer than minimum required time in order to
compensate for the effects of quantization. The effect becomes
more pronounced as the fading becomes slower and channel
estimation is not so costly in terms of time. On the other
hand, we see that the system using MRC is so overwhelmed
by interuser interference that additional training does little to
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improve the energy efficiency.
VII. CONCLUSION
A parameterized analysis of energy efficiency in the uplink
of a MaMi system with varying ADC bit resolutions at the
base station has been performed. System setup and models
have been chosen with the aim of being close to practical
system implementations. Initial results (obtained by simula-
tions) indicate that using ADCs with very low bit resolutions
is not an optimal approach from energy effiency point of
view, except for highly specific system architectures. Instead,
for a wide variety of systems, ADCs with intermediate bit
resolutions (4 - 10 bits) are shown to maximize system energy
efficiency. Additionally, it was also shown that systems using
MRC uplink processing are quite insensitive to the changes
in ADC bit resolution, due to interuser interference being the
prime source of impairments in such systems. On the other
hand, systems using ZF processing (in addition to showing
overall superiority in terms of energy efficiency compared to
MRC - based systems) are shown to be rather sensitive to
changes in bit resolution.
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